

OKI semiconductor

MSM38128ARS

16,384 WORD x 8 BIT MASK ROM (E3-S-028-32)


GENERAL DESCRIPTION

The MSM38128ARS is an N-channel silicon gate MOS device MASK ROM with a 16,384 word x 8 bit capacity. It operates on a 5V single power supply and all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

As it provides CE, OE, and CS as the control signal, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 5V single power supply
- Input/output TTL compatible
- 16384 words x 8 bits
- 3-state output
- Access time: 250 ns MAX
- Power down mode
- 28-pin DIP




PIN CONFIGURATION

(Top View)

NC	1	28	Vcc
A ₁₂	2	27	CS (CS) (NC)
A ₇	3	26	A ₁₃
A ₆	4	25	A ₈
A ₅	5	24	A ₉
A ₄	6	23	A ₁₁
A ₃	7	22	OE (OE)
A ₂	8	21	A ₁₀
A ₁	9	20	CE
A ₀	10	19	D ₇
D ₀	11	18	D ₆
D ₁	12	17	D ₅
D ₂	13	16	D ₄
Vss	14	15	D ₃

9

FUNCTIONAL BLOCK DIAGRAM



Functional Block Diagram:

- Address buffer:** Receives address inputs A₀ to A₁₃.
- X decoder:** Outputs to the **Memory cell Matrix**.
- Y decoder:** Outputs to the **Multiplexer**.
- Memory cell Matrix:** 16384 x 8.
- Multiplexer:** Receives data inputs D₀ to D₇ and is controlled by the Y decoder.
- Output buffer:** Receives data from the Multiplexer and is controlled by the OE, CE, CS, and CE-bar signals.
- Control:** Provides OE, CE, CS, and CE-bar signals to the Output buffer.

OE : Output enable

Vcc, Vss : Power supply

A₀~A₁₂ : Address input

D₀~D₇ : Data output

CE : Chip enable

CS : Chip select

Note: Please specify the \overline{OE} active level and \overline{CS} active level or open in ordering this IC.

ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	Vcc	-0.5 to 7	V	Respect to Vss
Input Voltage	VI	-0.5 to 7	V	Respect to Vss
Output Voltage	VO	-0.5 to 7	V	Respect to Vss
Power Dissipation	PD	1	W	Per package
Operating Temperature	Topr	0 to 70	°C	
Storage Temperature	Tstg	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

Parameter	Symbol	Measuring Condition	Rating			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	Vcc	—	4.5	5	5.5	V
	Vss	—	0	0	0	V
Input Signal Level	VIH	—	2	5	6	V
	VIL	—	-0.5	0	0.8	V
Output Signal Level	VOH	Ioh = -400 μA	2.4	—	Vcc	V
	VOL	IoL = 2.1 mA	—	—	0.4	V
Input Leakage Current	ILI	VI = 0V or Vcc	-10	—	10	μA
Output Leakage Current	LO	VO = 0V or Vcc Chip not selected	-10	—	10	μA
Power Supply Current	Icc	Vcc = Max. IO = 0 mA	—	—	100	mA
	Iccs	Vcc = Max.	—	—	30	mA
Peak Power ON Current	Ipo	Vcc = GND ~ Vcc Min. CE = Vcc or VIH	—	—	60	mA
Operating Temperature	Topr	—	0	—	70	°C



AC CHARACTERISTICS**TIMING CONDITIONS**

Parameter	Conditions
Input Signal Level	VIH=2.4V VIL=0.6V
Input Rising, Falling Time	tr=tf=15 ns
Timing Measuring Point Voltage	Input Voltage=1.5V
	Output Voltage=0.8V & 2.0V
Loading Condition	CL=100 pF + 1 TTL

READ CYCLE

(V_{CC} = 5V ±10%, V_{SS} = 0V, Ta = 0°C to +70°C)

Parameter	Symbol	Specification Value			Unit	Remarks
		Min.	Typ.	Max.		
Cycle Time	t _c	250	—	—	ns	
Address Access Time	t _{AA}	—	—	250	ns	
Chip Enable Access Time	t _{ACE}	—	—	250	ns	
Output Delay Time	t _{CO}	—	—	100	ns	
Output Setting Time	t _{LZ}	10	—	—	ns	
Output Disable Time	t _{HZ}	10	—	100	ns	
Output Retaining Time	t _{OH}	10	—	—	ns	
Power Up Time	t _{PU}	0	—	—	ns	
Power Down Time	t _{PD}	—	—	100	ns	

1) READ CYCLE-1⁽¹⁾2) READ CYCLE-2⁽²⁾

- Notes:**
- (1) \overline{OE} is "L" level.
 - (2) The address is decided at the same time as or ahead of \overline{CE} "L" level.
 - (3) The \overline{OE} and \overline{CS} are shown in the negative logic here, however the active level is freely selected.
 - (4) t_{LZ} is determined by the later level, \overline{CE} "L"/ \overline{CS} "L" or \overline{OE} "L".
 t_{HZ} is determined by the earlier \overline{CE} "H"/ \overline{CS} "H" or \overline{OE} "H".
 While, t_{HZ} shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	C _I		8	pF	V _I =0V
Output Capacitance	C _O		10	pF	V _O =0V