

HM51256P Series

HM51256CP Series

Preliminary

262144-word × 1-bit CMOS Dynamic Random Access Memory

FEATURE


- 262, 144 word x 1 bit DRAM
- Plastic 16 pin DIP & 18 pin PLCC
- Double layer Poly-Si/Polycide Process, high performance CMOS
- Power supply voltage: 5V ± 10%
- Access time
 - Row access time: 100/120/150ns
 - Address access time: 45/55/70ns
- Cycle time
 - Random read/write cycle time: 180/210/250ns
 - High speed page mode cycle time: 55/65/80ns
- Lower power
 - Standby: 11mW
 - Active: 330/275/220mW
- Input and output: TTL compatible
- Refresh: 256 cycles/4ms
- Refresh function: $\overline{\text{RAS}}$ only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh
- High speed page mode capability
- Edge triggered write capability
- Fast $\overline{\text{CAS}}$ output control

ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} -1V to +7V
 Operating temperature, T_a (Ambient) 0°C to +70°C
 Storage temperature -55°C to +125°C
 Short circuit output current 50mA
 Power dissipation 1W


$A_0 \sim A_7$	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
Din	Data In
Dout	Data Out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_8 \sim A_{17}$	Refresh Address Inputs

Note) The specifications of this device are subject to change without notice.
 Please contact your nearest Hitachi's Sales Dept. regarding specifications.




PIN ARRANGEMENT

HM51256P Series



(Top View)


HM51256CP Series



(Top View)



■ BLOCK DIAGRAM



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note) 1. All voltages referenced to V_{SS}

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: $t_{RC} = \text{min}$)	I_{CC1}	—	60	—	50	—	40	mA	1
Standby Current ($\overline{\text{RAS}} = V_{IH}$, Dout = High Impedance)	I_{CC2}	—	2	—	2	—	2	mA	
Refresh Current ($\overline{\text{RAS}}$ only Refresh, $t_{RC} = \text{min}$)	I_{CC3}	—	60	—	50	—	40	mA	
Standby Current ($\overline{\text{RAS}} = V_{IH}$, Dout Enable)	I_{CC4}	—	6	—	6	—	6	mA	1
Refresh Current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh, $t_{RC} = \text{min}$)	I_{CC5}	—	55	—	45	—	35	mA	
Page Mode Supply Current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ Cycling, $t_{PC} = \text{min}$)	I_{CC6}	—	60	—	50	—	40	mA	
Input leakage ($0 < V_{IH} < 7\text{V}$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output leakage ($0 < V_{out} < 7\text{V}$, Dout = Disable)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output levels High ($I_{out} = -5\text{mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output levels Low ($I_{out} = 4.2\text{mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. $I_{CC \text{ max}}$ is specified at the output open condition

■ CAPACITANCE ($V_{CC}=5\text{V}\pm 10\%$, $T_a=25^\circ\text{C}$)

Parameter	Symbol	typ	max	Unit	Notes
Input Capacitance	Address, Data-in	C_{I1}	—	5	pF
	Clocks	C_n	—	7	
Output Capacitance	Data-out	C_o	—	7	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.



■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_a=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, $V_{SS}=0\text{V}$)

● Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	180	—	210	—	250	—	ns	
RAS Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	65	10000	75	10000	95	10000	ns	
CAS Pulse Width	t_{CAS}	25	—	30	—	35	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time to RAS	t_{AR}	75	—	90	—	110	—	ns	
RAS to CAS Delay Time	t_{RCD}	25	75	25	90	30	115	ns	8
RAS to Column Address Delay Time	t_{RAD}	20	55	20	65	25	80	ns	9
RAS Hold Time	t_{RSH}	25	—	30	—	35	—	ns	
CAS Hold Time	t_{CSH}	100	—	120	—	150	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	

● Read Cycle

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
Access Time from RAS	t_{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t_{CAC}	—	25	—	30	—	35	ns	3, 4
Access Time from Address	t_{AA}	—	45	—	55	—	70	ns	3, 5, 14
Read Command Set-up Time	t_{RCs}	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	45	—	55	—	70	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	25	0	30	0	35	ns	6

● Write Cycle

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	25	—	30	—	35	—	ns	
Write Command Hold Time to RAS	t_{WCR}	80	—	95	—	115	—	ns	
Write Command Pulse Width	t_{Wp}	20	—	25	—	30	—	ns	
Write Command to RAS Lead Time	t_{RWL}	25	—	30	—	35	—	ns	
Write Command to CAS Lead Time	t_{CWL}	25	—	30	—	35	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	20	—	25	—	30	—	ns	10, 11
Data-in Hold Time to RAS	t_{DHR}	75	—	90	—	110	—	ns	

● Read-Modify-Write Cycle

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
Read-Write Cycle Time	t_{RWC}	210	—	245	—	290	—	ns	
RAS to $\overline{\text{WE}}$ Delay Time	t_{RWD}	100	—	120	—	150	—	ns	10
CAS to $\overline{\text{WE}}$ Delay Time	t_{CWD}	25	—	30	—	35	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	45	—	55	—	70	—	ns	10



● Refresh Cycle

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
CAS Set-up Time (CAS before RAS Refresh)	t_{CSR}	10	-	10	--	10	-	ns	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	10		10	-	10	--	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	15		15	--	15	-	ns	

● High Speed Page Mode Cycle

Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
High Speed Page Mode Cycle Time	t_{PC}	55	--	65	--	80	-	ns	18, 20
High Speed Page Mode RAS Pulse Width	t_{RAPC}	65	75000	75	75000	95	75000	ns	19
RAS to Second WE Delay Time	t_{RSU}	105		125	-	155	-	ns	
CAS Precharge Time	t_{CP}	15	--	20	-	20	-	ns	
Write Invalid Time	t_{WI}	10	-	15	--	15	-	ns	
Access Time from Column Precharge Time	t_{CAP}		50	-	60	-	75	ns	20

● High Speed Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM51256P/CP-10		HM51256P/CP-12		HM51256P/CP-15		Unit	Notes
		min	max	min	max	min	max		
High Speed Page Mode Cycle Time on Read-Write	t_{RWPC}	95	-	115	--	145	-	ns	12
Access Time from Previous WE	t_{PWA}	-	90	-	110	-	140	ns	3, 13
Previous WE to Column Address Delay Time	t_{WAD}	25	45	30	55	35	70	ns	15

- Notes:
- AC measurements assume $t_T = 5ns$.
 - Assumes that $t_{RCD} \leq t_{RCD} (max)$ and $t_{RAD} \leq t_{RAD} (max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value show in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2TTL loads and 100pF.
 - Assumes that $t_{RCD} \geq t_{RCD} (max)$, $t_{RAD} \leq t_{RAD} (max)$.
 - Assumes that $t_{RCD} \leq t_{RCD} (max)$ and $t_{RAD} \geq t_{RAD} (max)$.
 - $t_{OFF} (max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH} (min)$ and $V_{IL} (max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD} (max)$ limit insures that $t_{RAC} (max)$ can be met, $t_{RCD} (max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD} (max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD} (max)$ limit insures that $t_{RAC} (max)$ can be met, $t_{RAD} (max)$ is specified as a Reference point only, if t_{RAD} is greater than the specified $t_{RAD} (max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS} (min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle, if $t_{RWD} \geq t_{RWD} (min)$, $t_{CWD} \geq t_{CWD} (min)$ and $t_{AWD} \geq t_{AWD} (min)$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 - $t_{RWPC} (min) = t_{AWD} (min) + t_{WAD} (max) + t_T$.
 - Assumes that $t_{WAD} \leq t_{WAD} (max)$. If t_{WAD} is greater than the maximum recommended value shown in this table, t_{PWA} exceeds the value shown.
 - Assumes that $t_{WAD} \geq t_{WAD} (max)$.
 - Operation with the $t_{WAD} (max)$ limit insures that $t_{PWA} (max)$ can be met, $t_{WAD} (max)$ is specified as a reference point only, if t_{WAD} is greater than the specified $t_{WAD} (max)$ limit, then access time is controlled exclusively by t_{AA} .
 - An initial pause of 100 μs is required after power-up then execute at least 8 initialization cycles.
 - At least, 8 CAS before RAS refresh cycles are required before using internal refresh counter.
 - Assumes that $t_{ASC} = t_{CP} - 5ns$.
 - t_{RAPC} defines RAS pulse width in High Speed Page mode cycle.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CAP} .




■ TIMING WAVEFORMS


● Read Cycle




● Write Cycle



● Read Modify Write Cycle



● $\overline{\text{RAS}}$ Only Refresh Cycle



HM51256LP Series

HM51256LCP Series

Preliminary

262144-word x 1-bit CMOS Dynamic Random Access Memory

FEATURE

- 262, 144 word x 1-bit DRAM
- Plastic 16 pin DIP & 18 pin PLCC
- Double layer Poly-Si/Policide process high performance CMOS
- Power supply voltage: 5V ± 10%
- Access time
 - Row access time: 100/120/150ns
 - Address access time: 45/55/70ns
- Cycle time
 - Random read/write cycle time: 180/210/250ns
 - High speed page mode cycle time: 55/65/80ns
- Lower power
 - Standby: 11mW (TTL level), 1.1 mW (CMOS level)
 - Active: 330/275/220mW
 - Data Retention Current: $300\mu A/t_{REF} = 32ms$
- Input and output: TTL compatible
- Refresh: 256 cycles/4ms
- Refresh function: \overline{RAS} only refresh, \overline{CAS} before \overline{RAS} refresh, Hidden refresh
- High speed page mode capability
- Edge triggered write capability
- Fast \overline{CAS} output control.

ABSOLUTE MAXIMUM RATINGS


Voltage on any pin relative to V_{SS} -1V to +7V
 Operating temperature, T_a (Ambient) 0°C to +70°C
 Storage temperature -55°C to +125°C
 Short circuit output current 50mA
 Power dissipation 1W

(Top View)

$A_0 \sim A_4$	Address Inputs
\overline{CAS}	Column Address Strobe
Din	Data In
Dout	Data Out
\overline{RAS}	Row Address Strobe
\overline{WE}	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_5 \sim A_7$	Refresh Address Inputs

Note) The specifications of this device are subject to change without notice.
 Please contact your nearest Hitachi's Sales Dept. regarding specifications.

HM51256LP Series



(DP-16B)


HM51256LCP Series



(CP-18)


PIN ARRANGEMENT

HM51256LP Series




(Top View)

HM51256LCP Series



(Top View)

■BLOCK DIAGRAM



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note) 1. All voltages referenced to V_{SS}

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
Operating Current (RAS, CAS Cycling $t_{RC} = \text{min}$)	I_{CC1}	—	60	—	50	—	40	mA	1
Standby Current ($\overline{\text{RAS}} = V_{IH}$, Dout = High Impedance)	I_{CC2}	—	2	—	2	—	2	mA	
Refresh Current ($\overline{\text{RAS}}$ only Refresh, $t_{RC} = \text{min}$)	I_{CC3}	—	60	—	50	—	40	mA	
Standby Current ($\overline{\text{RAS}} = V_{IH}$, Dout Enable)	I_{CC4}	—	6	—	6	—	6	mA	1
Standby Current ($\overline{\text{RAS}}, \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$)	I_{CC5}	—	200	—	200	—	200	μA	
Refresh Current (CAS before RAS Refresh, $t_{RC} = \text{min}$)	I_{CC6}	—	55	—	45	—	35	mA	
Page Mode Supply Current ($\overline{\text{RAS}} = V_{IH}$, CAS Cycling, $t_{RC} = \text{min}$)	I_{CC7}	—	60	—	50	—	40	mA	1
Input leakage ($0 < V_{in} < 7\text{V}$)	I_{L1}	-10	10	-10	10	-10	10	μA	
Output leakage ($0 < V_{out} < 7\text{V}$, Dout = Disable)	I_{L0}	-10	10	-10	10	-10	10	μA	
Output levels High ($I_{out} = -5\text{mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output levels Low ($I_{out} = 4\text{mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1 I_{CC} depends on output loading condition when the device is selected I_{CC} max is specified at the output open condition

■ CAPACITANCE ($V_{CC} = 5\text{V} \pm 10\%$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	typ	max	Unit	Notes	
Input Capacitance	Address, Data-in	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7		1
Output Capacitance	Data-out	C_{O}	—	7		1, 2

Notes) 1 Capacitance measured with Boonton Meter or effective capacitance measuring method
 2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout



■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_a=0$ to $+70^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

● Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{IRC}	180	—	210	—	250	—	ns	
RAS Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	65	10000	75	10000	95	10000	ns	
CAS Pulse Width	t_{CAS}	25	—	30	—	35	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time to RAS	t_{AR}	75	—	90	—	110	—	ns	
RAS to CAS Delay Time	t_{RCD}	25	75	25	90	30	115	ns	8
RAS to Column Address Delay Time	t_{RAD}	20	55	20	65	25	80	ns	9
RAS Hold Time	t_{RSH}	25	—	30	—	35	—	ns	
CAS Hold Time	t_{CSH}	100	—	120	—	150	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	
Refresh Period	t_{REF2}	—	32	—	32	—	32	ms	18

● Read Cycle

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
Access Time from RAS	t_{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t_{CAC}	—	25	—	30	—	35	ns	3, 4
Access Time from Address	t_{AA}	—	45	—	55	—	70	ns	3, 5, 14
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	45	—	55	—	70	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	25	0	30	0	35	ns	6

● Write Cycle

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	25	—	30	—	35	—	ns	
Write Command Hold Time to RAS	t_{WCR}	80	—	95	—	115	—	ns	
Write Command Pulse Width	t_{WP}	20	—	25	—	30	—	ns	
Write Command to RAS Lead Time	t_{RWL}	25	—	30	—	35	—	ns	
Write Command to CAS Lead Time	t_{CWL}	25	—	30	—	35	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	20	—	25	—	30	—	ns	10, 11
Data-in Hold Time to RAS	t_{DHR}	75	—	90	—	110	—	ns	

● Read-Modify-Write Cycle

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
Read-Write Cycle Time	t_{RW}	210	—	245	—	290	—	ns	
RAS to WE Delay Time	t_{RWD}	100	—	120	—	150	—	ns	10
CAS to WE Delay Time	t_{CWD}	25	—	30	—	35	—	ns	10
Column Address to WE Delay Time	t_{AWD}	45	—	55	—	70	—	ns	10



● Refresh Cycle

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
CAS Set-up Time (CAS before RAS Refresh)	t_{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	15	—	15	—	15	—	ns	

● High Speed Page Mode Cycle

Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
High Speed Page Mode Cycle Time	t_{PC}	55	—	65	—	80	—	ns	19, 21
High Speed Page Mode RAS Pulse Width	t_{RIPC}	65	75000	75	75000	95	75000	ns	20
RAS to Second WE Delay Time	t_{RSW}	105	—	125	—	155	—	ns	
CAS Precharge Time	t_{CP}	15	—	20	—	20	—	ns	
Write Invalid Time	t_{WI}	10	—	15	—	15	—	ns	
Access Time from Column Precharge Time	t_{CAP}	—	50	—	60	—	75	ns	21

● High Speed Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM5126LP/LCP-10		HM5126LP/LCP-12		HM5126LP/LCP-15		Unit	Notes
		min	max	min	max	min	max		
High Speed Page Mode Cycle Time on Read-Write	t_{RWPC}	95	—	115	—	145	—	ns	12
Access Time from Previous WE	t_{PWA}	—	90	—	110	—	140	ns	3, 13
Previous WE to Column Address Delay Time	t_{WAD}	25	45	30	55	35	70	ns	15

- Notes:
- AC measurements assume $t_T = 5ns$.
 - Assumes that $t_{RCD} \leq t_{RCD} (max)$ and $t_{RAD} \leq t_{RAD} (max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2TTL loads and 100pF.
 - Assumes that $t_{RCD} \geq t_{RCD} (max)$, $t_{RAD} \leq t_{RAD} (max)$.
 - Assumes that $t_{RCD} \leq t_{RCD} (max)$ and $t_{RAD} \geq t_{RAD} (max)$.
 - $t_{OFF} (max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH} (min)$ and $V_{IL} (max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD} (max)$ limit insures that $t_{RAC} (max)$ can be met, $t_{RCD} (max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD} (max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD} (max)$ limit insures that $t_{RAC} (max)$ can be met, $t_{RAD} (max)$ is specified as a Reference point only, if t_{RAD} is greater than the specified $t_{RAD} (max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS} (min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD} (min)$, $t_{CWD} \geq t_{CWD} (min)$ and $t_{AWD} \geq t_{AWD} (min)$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read modify write cycles.
 - $t_{RWPC} (min) = t_{AWD} (min) + t_{WAD} (max) + t_T$.
 - Assumes that $t_{WAD} \leq t_{WAD} (max)$. If t_{WAD} is greater than the maximum recommended value shown in this table t_{PWA} exceeds the value shown.
 - Assumes that $t_{WAD} \geq t_{WAD} (max)$.
 - Operation with the $t_{WAD} (max)$ limit insures that $t_{PWA} (max)$ can be met, $t_{WAD} (max)$ is specified as a reference point only, if t_{WAD} is greater than the specified $t_{WAD} (max)$ limit, then access time is controlled exclusively by t_{AA} .
 - An initial pause of 100 μs is required after power-up then execute at least 8 initialization cycles.
 - At least 8 CAS before RAS refresh cycles are required before using internal refresh counter.
 - The HM51256L extends the refresh period to 32ms during \overline{RAS} only refresh operation.
 - Assumes that $t_{ASC} = t_{CP} - 5ns$.
 - t_{RIPC} defines RAS pulse width in High Speed Page mode cycle.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CAP} .




■ TIMING WAVEFORMS


● Read Cycle




● Write Cycle




● Read Modify Write Cycle




● $\overline{\text{RAS}}$ Only Refresh Cycle



● Hidden Refresh Cycle



● CAS Before RAS Refresh Cycle



● High Speed Page Mode Read Cycle

