



Rom Images	FLASH/EPROM address				CPU address						
	X0	X1	X2	X3	A15	A14	A13	REL	R0	R1	R2
ROM A	0	0	0	0							
ROM B	1	0	0	0							
ROM C	0	1	0	0							
RAMLESS	1	1	0	0							

first 8k all pages
 2nd 8k page 0
 2nd 8k page 1
 first 8k all pages

CPLD driven X2 and X3 allows room for additional images in 64k+ devices