

Quartus[®] II Software Design Series: Foundation

© 2008 Altera Corporation—Confidential

Objectives

- Create a new Quartus[®] II project
- Choose supported design entry methods
- Compile a design into an FPGA
- Locate resulting compilation information
- Create design constraints (assignments & settings)
- Manage I/O assignments
- Perform timing analysis & obtain results

© 2008 Altera Corporation—Confidential





Class Agenda

- Intro to Altera & Devices
- Quartus II Feature
 Overview
- Design Methodology
- Projects
 - Exercise 1
- Design Entry
 - Exercise 2

- Compilation
 - Exercise 3
- <u>Settings &</u>
 <u>Assignments</u>
 - Exercise 4
- I/O Planning
 - Exercise 5
- Timing Analysis
 - Exercise 6





Quartus II Software Design Series: Foundation

Quartus II Design Software Feature Overview



Quartus II Design Software

Fully-integrated development tool

- Multiple design entry methods
- Logic synthesis
- Place & route
- Simulation
- Timing & power analysis
- Device programming

© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



Quartus II Default Operating Environment



© 2008 Altera Corporation—Confidential

Main Toolbar



To reset views:

- **1.** Tools \Rightarrow Customize \Rightarrow Toolbars \Rightarrow Reset All
- 2. Restart Quartus II

© 2008 Altera Corporation—Confidential



Detachable Windows

 Separate child windows from the Quartus II GUI frame (Window menu ⇒ Detach/Attach Window)



^{© 2008} Altera Corporation—Confidential

Tasks Window

- Easy access to most Quartus II functions
- Organized into related tasks within two task flows



Tcl Console Window

Enter and execute Tcl commands directly in the GUI

View menu \Rightarrow Utility Windows \Rightarrow Tcl Console



- Execute from command-line using Tcl shell
 - quartus_sh --shell

© 2008 Altera Corporation—Confidential



Tips & Tricks Advisor

🕈 Quartus II - [Tips & Tricks]		Help menu ⇒ Tips & Tricks
File Edit Tools Window		
 Tips & Tricks What's New in this Release Quartus II Features Detach windows from the frame in the Quartus II si Get advice on optimizing your design and the feature Get an Early Timing Estimate Use Incremental Compilation Use SignalProbe to quickly pull out internal signals to Use the PowerPlay Power Analyzer to check for power analyzer to	Get an Early Recommendation Description	Timing Estimate on You can get an early timing estimate without running a full compilation. You can use the Start Early Timing Estimate command on the Processing menu to get a full timing report based on estimated delays for the design. This command can run the Fitter up to ten times faster than a full fit and produces estimated delays within 20% of what a full compilation can achieve. Use the Start Early Timing Estimate command on the Processing menu to run an early timing estimate. You can specify settings for the early timing estimate in the Settings dialog box when a project is open. Open Settings dialog box - Early Timing Estimate page
 Run Process at Lower Priority MAX+PLUS II Look and Feel Add Tcl commands to toolbar buttons Update assignments to disk immediately Suppress Messages Color messages during command-line compilation Use an External Text Editor Change the Tooltip Delay Project Settings Enable Version-Compatible Database Hide Entity Name Specify the output directory for compilation results Specify what is done during a normal compilation Choose how the Fitter will process your design Use Synthesis Netlist Optimizations to improve performance Use the Design Assistant to check for errors 	P u lii A ·	rovides useful instructions on sing the Quartus II software & nks to settings. vailable sections include: New features in current release Helpful features and project settings available to designers

© 2008 Altera Corporation-Confidential



Quartus II Software Design Series: Foundation

Quartus II Projects

© 2008 Altera Corporation—Confidential

New Project Wizard



^{© 2008} Altera Corporation—Confidential

Add Eilaa

uu riies			Add design files
w Project Wizard: Add Files [p. Select the design files you want to inclue project directory to the project. Note: you Eile name:	age 2 of 5] de in the project. Click Add All to add all des u can always add design files to the project I	ign files in the later.	 Graphic (.BDF) AHDL VHDL Verilog
File name	Туре	Add All	• EDIF
		<u>R</u> emove <u>Properties</u> <u>Up</u> Down	 <u>Notes:</u> Files in project directory do not need to be added Add top-level file if filename & entity name are not the same Absolute & relative paths are supported
			Add user library pathnames
Specify the path names of any non-defa	ult libraries	Cancel	 User libraries (any directory containing files) MegaCore®/AMPPSM libraries Pre-compiled VHDL packages

Tcl: set_global_assignment -name VHDL_FILE* <filename.vhd> *Tcl:* set_global_assignment – name USER_LIBRARIES <library_path_name> * Replace with VERILOG_FILE, EDIF_FILE, AHDL_FILE or BDF_FILE

© 2008 Altera Corporation—Confidential

Device Selection

Device family Family: Cyclone I Devices: All		~	•	-Show in 'A Package: Pin count:	vailable F	device' list BGA	-		results
Target device	sted by the Fitter elected in 'Availai	ble devices	' list	Speed gra	de: A advance opy com	ny ed devices ∢ patible only	-	_[Advanced information on future devices
Name EP3C5F256A7 EP3C5F256C6 EP3C5F256C7 EP3C5F256C8	Core v 1.2V 1.2V 1.2V 1.2V 1.2V	LEs 5136 5136 5136 5136 5136	User I/. 183 183 183 183 183	Memor 423936 423936 423936 423936 423936	46 46 46 46 46	d PLL 2 2 2 2 2			
EP3C5F256I7 EP3C10F256A7 EP3C10F256C6 EP3C10F256C7 Companion device — HardCopy: ✓ Limit DSP & RAM	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	5136 10320 10320 10320 10320 10320	183 183 183 183 102	423936 423936 423936 423936 423936	46 46 46 46 46	22222			Choose specific part number from list or let Fitter choose smallest, fastest device based on

Tcl: set_global_assignment –name FAMILY "device family name" Tcl: set_global_assignment –name DEVICE <part_number>

© 2008 Altera Corporation—Confidential



EDA Tool Settings

Choose EDA tools & file formats

Add or change settings later

New Project Wizard:	EDA	Tool Settings	[page 4 of 5]	
---------------------	-----	---------------	---------------	--

☐ Run this tool automatically after compilation

Specify the other EDA tools -- in addition to the Quartus II software -- used with the project.

Design Entry	/Sunthesis	
Designently		
Tool name:	Synplify Pro	-
Format:	VQM	-
🔲 Run this	tool automatically to synthesize the current design	

Simulation —	
Tool name:	ModelSim-Altera
Format:	VHDL 🔽
🗌 Bun gate	VHDL
,	Verilog

Timing Analy	sis	
Tool name:	PrimeTime	•
Format:	Verilog	-

< Back

、 、	Next >

Cancel

Finish

 $\left| \times \right|$

© 2008 Altera Corporation-Confidential

Done!

New Project Wizard: Summa	nry [page 5 of 5] (
When you click Finish, the projec	at will be created with the following settings:
Project directory: C:/altera_trn/Quartus_II_Soft	tware Design Series Foundation/QIIF8 0/Ex1/Schemati
Project name:	pipemult
Top-level design entity:	pipemult
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Family name:	Cyclone III
Device:	EP3C5F256C6
EDA tools:	
Design entry/synthesis:	Synplify Pro (VQM)
Simulation:	ModelSim-Altera (Verilog)
Timing analysis:	PrimeTime (Verilog)
Operating conditions:	
VCCINT voltage:	1.2V
Junction temperature range:	0-85 °C
	<pre></pre>



© 2008 Altera Corporation—Confidential



Opening an Existing Project



© 2008 Altera Corporation—Confidential

Project Navigator – Hierarchy Tab

Project Navigator				- x			
Entity	Logic Cells	LC Registers	Memo	ry Bit:			
🔊 Cyclone: EP1C6F256C6							
i 💼 filtref	102 (9)	58	0				
	32 (32)	32	0				
abd_state_m:inst1	5 (5)	5	0				
→ ﷺ hvalues:inst2	Settings						
🗄 🦮 mult inst6	Set as Top-Le	vel Entity					
	Locate		Þ	Loca	ite in Assignment Editor		
	Create New L	oaicLock Reaio	n –	Locate in Pin Planner Locate in Timing Closure Floorplan			
	Export Assign	ments					
Coloct optity	Set as Design	Dartition		Loca	ite in Onip Planner (Floorplan & Onip Editor) ite in Resource Property Editor		
Select entity	Set as Design Partition			Locate in Resource Propercy Editor			
& right-click	Expand All			Loca	ite in RTL Viewer		
a nght onon	Print Hierarch	Print Hierarchy			Locate in Design File		
	Copy	n Files	- T				
	Properties		- 1				
	Open in Main ' Epoble Deckin	Window					
<	Close	y.	- 1	>			
AHierarchy 🖹 Files 🗗 Desig	n Units		-		1		

- Displays project hierarchy after project is analyzed
- Uses
 - Set top-level entity
 - Set incremental design partition
 - Make entity-level assignments
 - Locate in design file or viewers/floorplans
 - View resource usage

Full compilation or Processing menu \Rightarrow Start \Rightarrow Start Analysis & Elaboration

© 2008 Altera Corporation—Confidential



Files & Design Units Tabs



- Files tab
 - Shows files explicitly added to project
 - Uses
 - Open files
 - Remove files from project
 - Set new top-level entity
 - Specify VHDL library
 - Select file-specific synthesis tool
 - Can also use Project ⇒ Add/Remove Files in Project...
- Design Units tab
 - Displays design unit & type
 - VHDL entity
 - VHDL architecture
 - Verilog module
 - AHDL subdesign
 - Block diagram filename
 - Expanded unit displays file which instantiates design unit



^{© 2008} Altera Corporation—Confidential

Quartus II Project Files & Folders

- Quartus II Project File (.QPF)
- Quartus II Defaults File (.QDF)
- Quartus II Settings File (.QSF)
- db folder
 - Contains compiled design information
- Synopsys Design Constraints (.SDC)
 - Holds timing constraints
 - Discussed later

© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



Project & Default Files

Quartus II Project File (QPF)

- Quartus II version
- Time stamp
- Active revision(s)

fir_filter.QPF

```
QUARTUS_VERSION = "8.0"
DATE = "08:37:10 June 19, 2008"
```

```
# Active Revisions
```

```
PROJECT_REVISION = "filtref"
PROJECT_REVISION = "filtref_new"
```

- Quartus II Defaults Files (QDF)
 - Stores Quartus II project setting & assignment defaults
 - Example names: assignment_defaults.qdf or <revision_name>_ assignment_defaults.qdf
 - Found in local project or *altera*\<*version*>*quartus**bin* directory
 - Copy stored in local project directory read before original version in bin

© 2008 Altera Corporation—Confidential



Quartus II Settings File (QSF)

- Stores all settings & assignments (constraints)
- Uses Tcl syntax
- Can be edited manually by user



Note: See Appendix for more notes on using QSF file.

© 2008 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 23



See "Quartus II Settings File Reference Manual"

Project Archive

Creates 2 files

- Compressed Quartus II Archive File (.QAR)
 - Includes design files, QPF file, & QSF file(s)
 - Option to include databases (db folder in project directory)
 - Recompile necessary if databases not included
 - Creates local QDF file for archive
- Archive activity log (.QARLOG)
- Example uses
 - File storage (e.g. version control)
 - Project handoff
 - Useful for sending to Altera support
- Design files referenced from user libraries are included in archive

Tcl: project_archive <project_name>



Project Archive (cont.)

Project Menu or Tasks window

Task	7		
IOSKE	<u>n</u>	~	0 D. 1
	+		Start Project
	+		Advisors
	+		Create Design
	+		Assign Constraints
\checkmark	+	►	Compile Design
		$\langle \! \rangle$	Program Device (Open Programmer)
	+		Verify Design
			Export Database
			Archive Project

© 2008 Altera Corporation—Confidential

Archive Project

Specify a Quartus II Archive File for the current project. The Quartus II software automatically archives your source design and project files; the options below allow you to include other files. The Including version-compatible database files option takes additional time to archive the project.

...

Database inclusion

Archive file name:

filtref

Archive current active revision only.

Include the following optional database files

No database files included (Recommended)

Compilation and simulation database files (For current versions of the Quartus II software)

C Version-compatible database files (For future versions of the Quartus II software).

Include both kinds of database files

Include functions from system libraries

Add/Remove Files... 0K Cancel View files to be included in archive and select files to add to or remove from archive

Project Restore

Decompresses .QAR into specified directory

	Project Menu	
Archive file name Restore Archived Project		
Archive name:		
filtref.qar		
Show Log		Directory to receive
Destination folder:		decompressed project files
C:\filtref_restored		
	ОК	Cancel
Tale project re	atora zarabiva fila	
rci: project_re		

© 2008 Altera Corporation—Confidential





Quartus II Software Design Series: Foundation

Design Entry

© 2008 Altera Corporation—Confidential

Design Entry Methods



- EDIF 200
- Verilog Quartus Mapping (.VQM)
- Mixing & matching design files allowed



Creating New Design Files (& Others)

File \Rightarrow New or \square in Toolbar

New
 New Quartus II Project SOPC Builder System Design Files AHDL File Block Diagram/Schematic File EDIF File State Machine File SystemVerilog HDL File Tcl Script File Verilog HDL File Verilog HDL File VHDL File Memory Files Hexadecimal (Intel-Format) File Memory Initialization File UsignalT ap II Logic Analyzer File SignalT ap II Logic Analyzer File Block Symbol File AHDL Include File Block Symbol File Chain Description File Synopsys Design Constraints File Text File
OK Cancel

Tasks window

Task 🖌
🕀 🧰 Start Project
🕀 🧰 Advisors
🖃 🔄 Create Design
Create New Design File
Open Existing Design File
Add/Remove Files in Project
🦾 🦣 SOPC Builder (system generation)

Create new files or start New Project Wizard

© 2008 Altera Corporation—Confidential



Verilog & VHDL

VHDL- VHSIC hardware description language

- IEEE Std 1076 (1987 & 1993) supported
- IEEE Std 1076.3 (1997) synthesis packages supported

Verilog

- IEEE Std 1364 (1995 & 2001) & 1800 (SystemVerilog) supported
- Create in the Quartus II editor or any standard text editor
 - Select different text editor app with Tools \Rightarrow Options for Text Editor
- Use Quartus II integrated synthesis to synthesize
- View supported commands in on-line help

Learn more about HDL in Altera HDL customer training classes





© 2008 Altera Corporation—Confidential

Schematic Design Entry

Full-featured schematic design capability

Schematic Editor uses

- Create simple test designs to understand the functionality of an Altera megafunction
 - PLL, LVDS I/O, memory, etc...
- Create top-level schematic for easy viewing & connection
 - Convert Block Diagram File (.BDF) to HDL file (VHDL/Verilog) or image file (.JPG or .BMP) (File ⇒ Create/Update)
 - Convert HDL file to schematic block symbol file (.BSF; black box) (File ⇒ Create/Update)

<u>Note</u>: Please see the Appendix for a more detailed discussion of the Block Diagram Editor and schematic entry. Online training available: <u>Using the Quartus II Software: Schematic Design</u>

© 2008 Altera Corporation—Confidential



Altera Megafunctions

Pre-made design blocks

Benefits

- Configurable settings add flexibility
- "Drop-in" support to accelerate design entry
- Pre-optimized for Altera architecture

Two versions

- Quartus II megafunctions
- Intellectual Property (IP) megafunctions



© 2008 Altera Corporation—Confidential

Quartus II Megafunctions

- Free & installed with Quartus II software
 - Non-encrypted functions written in AHDL
 - HDL simulation models installed in Quartus II libraries

Two types

- Altera-specific megafunctions (begin with "ALT")
- Library of parameterized modules (LPMs)
 - Industry standard logic functions
 - See <u>www.edif.org/lpmweb</u> (EDIF.org archive) for more info

Examples

- Multiply-accumulate (ALTMULT_ACCUM)
- On-chip RAM/ROM (ALTSYNCRAM)
- PLL (ALTPLL)
- DDR/QDR memory interface (ALTMEMPHY)
- Counter (LPM_COUNTER)
- Comparator (LPM_COMPARE)

© 2008 Altera Corporation—Confidential



IP Megafunctions

- Must purchase license to use in finished design
 - Logic for IP function is encrypted
- Two types
 - MegaCore[®] IP
 - Developed by Altera
 - Install with Quartus II software or download/install individually from www altera com
 - Altera Megafunctions Partner Program (AMPP[™]) IP
 - Developed by 3rd-Party IP vendors & certified by Altera
 - Contact vendor for evaluating and licensing function
- All MegaCore functions & some AMPP functions support OpenCore[®] Plus feature
 - Develop design using free version of core
 - HDL simulation models provided with IP
 - Generate time-limited configuration/programming files
 - See <u>AN320</u>: OpenCore Plus Evaluation of Megafunctions

© 2008 Altera Corporation—Confidential



Example MegaCore IP

- Triple-Speed Ethernet MAC
- FIR Compiler
- Fast Fourier Transform
- DDR/DDR2 High Performance Memory Controller
- CRC Compiler
- PCI Compiler

© 2008 Altera Corporation—**Confidential** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 36


MegaWizard Plug-in Manager



•

Cyclone III

Language and file name

Which type of output file do you want to create?

Which device family will you be

usi

 Eases implementation and configuration of megafunctions & IP

	GUI, command line or both	Altera SOPC Builder Arithmetic Gommunications DSP Sates	C AHDL C VHDL © Verilog HDL
Meg	Tools ⇒ MegaWizard Plug-In Manager or Tasks window aWizar d Plug-In Manager [page 1] Image: The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions. Image: Which action do you want to perform? Image: Create a new custom megafunction variation Image: Copy an existing custom megafunction variation Image: Copy an existing custom megafunction variation Image: Copyright Image: State Corporation Cancel < Back Next > Finish	Gates Gates Gates Gates JTAG-accessible Extensions Gates JTAG-accessible Extensions Memory Compiler CAM CAM CAM RAM: 1-PORT RAM: 2-PORT RAM: 2-PORT RAM: 2-PORT RAM: 2-PORT Shift register (RAM-based) Gates TP MegaStore Select megafunction	What name to you want for the output file? Browse my_filo Imy_filo Return to this page for another create operation Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in the global user libraries specified in the Options dialog box (Tools menu), or a user library specified in the User Libraries page of the Settings dialog box (Assignments menu). Your current user library directories are:

MegaWizard Plug-In Manager [page 2a, Which megafunction would you like to customize?

Select a megafunction from the list below

⊡ Installed Plug-Ins

Command line: qmegawiz <-silent> <module | wizard>=<mf_name> <ports & parameters options> file_name

© 2008 Altera Corporation—Confidential





(A)

^{© 2008} Altera Corporation—Confidential

MegaWizard Output File Selection

MegaWizard Plug-In Manager [page 9 of 9] Summary		
ALTMULT_ADD		About Documentation
Parameter 2 EDA 3 Summary Settings		
$mult_add$ $dataa_0[15.0] \qquad \qquad MULT0$ $datab_0[15.0] \qquad \qquad 0 \rightarrow 0 \rightarrow$	Turn on the files you wish to general automatically generated, and a red Finish to generate the selected files subsequent MegaWizard Plug-In Ma The MegaWizard Plug-In Manager or directory: C:\altera_trn\Quartus_II_Software_ Final_projects\Schematic\ File Imult_add.v mult_add.inc mult_add.inc mult_add.emp Imult_add_inst.v Imult_add_inst.v Imult_add_mst.v Imult_add_waveforms.html immult_add_waveforms.html	te. A gray checkmark indicates a file that is checkmark indicates an optional file. Click . The state of each checkbox is maintained in nager sessions. reates the selected files in the following
Resource Usage - HDL wrap 4 dsp_9bit + 33 lut + 33 reg - VHDL corr (CMP) - Quartus I - Verilog bl - Behaviora	oper file antiation template mponent declaration I symbol (BSF) lack box al waveform (.html)	I < Back Wext > Einish

State Machine Editor

- Create state machines in GUI
 - Manually by adding individual states and transitions _
 - Automatically with State Machine Wizard (**Tools** menu)
- Generate state machine HDL code (required)



From .SMF to HDL

- Generate optimized code (Verilog or VHDL)
- Add to project
- Required for use





© 2008 Altera Corporation—Confidential

Memory Editor

 Create or edit memory initialization files in Intel HEX (.HEX) or Altera-specific (.MIF) format

Design entry

- Use to initialize memory blocks (ex. RAM, ROM) during power-up
- Initialization file data sent to device during device programming

Simulation

 Use to initialize memory blocks before simulation or after breakpoints

© 2008 Altera Corporation—Confidential



Create Memory Initialization File



<mark>ی</mark> 3) Me	mor	y sp	ace	edit	or o	pens	5	
File Ec	lit Vie	w Pro	ject T	ools \	Window	us_II.			
Addr	+0	+1	+2	+3	+4	+5	+6	+7	^
0	255	255	255	255	255	255	255	255	
8	255	255	255	255	255	255	255	255	
16	255	255	255	255	255	255	255	255	
24	255	255	255	255	255	255	255	255	
32	255	255	255	255	255	255	255	255	
40	255	255	255	255	255	255	255	255	
48	255	255	255	255	255	255	255	255	
56	255	255	255	255	255	255	255	255	
64	255	255	255	255	255	255	255	255	
72	255	255	255	255	255	255	255	255	
80	255	255	255	255	255	255	255	255	
88	255	255	255	255	255	255	255	255	
96	255	255	255	255	255	255	255	255	
104	0	0	0	0	0	0	0	0	
112	0	0	0	0	0	0	0	0	
120	0	0	0	0	0	0	0	0	
128	0	0	0	0	0	0	0	0	
136	0	0	0	0	0	0	0	0	
144	0	0	0	0	0	0	0	0	
152	0	0	0	0	0	0	0	0	
160	0	0	0	0	0	0	0	0	
168	0	0	0	0	0	0	0	0	\mathbf{v}
<				1	1	1		>	:

© 2008 Altera Corporation—Confidential



Using Memory File In Design

MegaWizard Plug-In Manager - RAM: 2-PORT	[page 8 of 10]	
RAM: 2-PORT		Specify MIF or HEX file in
1 Parameter 2 EDA 3 Summary		MegaWizard
General Widths/Blk Type Clks/Rd, Byte En	Regs/Clkens/Aclrs Output1 Mer Do you want to specify the initial co No, leave it blank Initialize memory content data Yes, use this file for the memory (You can use a Hexadecimal (Ir Initialization File [.mif]) File name: pipemult.hex 	m Init ntent of the memory? ata to XXX on power-up in simulation y content data htel-format) File [.hex] or a Memory Browse
May also specify MIF or HEX file in HDL using the ram_init_file attribute	The initial content file should co to which port's dimensions?	PORT_B
Resource Usage 256 ram_bits	Can	cel < <u>B</u> ack <u>N</u> ext > <u>F</u> inish

© 2008 Altera Corporation—Confidential



Quartus II Software Design Series: Foundation

Quartus II Compilation

© 2008 Altera Corporation—Confidential

Processing Options

Processing

- Start Compilation
 - Performs full compilation
- Start Analysis & Elaboration
 - Checks syntax & builds database only
 - Performs initial synthesis
- Start Analysis & Synthesis
 - Synthesizes & optimizes code
- Start Fitter
 - Places & routes design
 - Generates output netlists
- Start Assembler
 - Generate programming files
- Start TimeQuest Timing Analyzer
- Start I/O Assignment Analysis
- Start Design Assistant



© 2008 Altera Corporation—Confidential



Message Suppression

- Hides messages from current & future compiles
 - Ex. Known synthesis warning message already investigated
- Displays suppressed messages on different tab in message window
- Stores suppression rules in <revision_name>.SRF file

TimeQuest Timing Analyzer 100 % 2. Choose Suppress	Flag (0%)
1. Right-click on	Filde Suppress Suppress Exact Selected Messages Locate Suppress All Similar Messages
message sage b: Fitter routing operations ending:	Help Suppress All Flagged Messages Message Suppression Manager
Info: The Fitter performed an Auto Fit of Info: Started post-fitting delay annotat Warning: Found 16 output pins without ou	Enable Docking Close Close Core Control Contro Control Control Control Control Control Contro
 Info: Delay annotation completed success Info: Design uses memory blocks. Violation Warning: The Reserve All Unused Pins set 	fully ng setup or hold times of memory block address registers for either ting has not been specified, and will default to 'As output driving
Info: Generated suppressed messages file	C:/altera trn/Quartus II Software 3. Suppress Exact,
Message: 112 of 203	Cal Warning A Error A Suppressed [b] A Flag Messages
Open the Message Suppression Manager	

© 2008 Altera Corporation—Confidential

Message Suppression Manager Tool



Use to

- View all suppressible messages
- View/add/remove suppression rules
- View messages suppressed for current & future compiles



Compilation Report

- Graphical window containing all compilation processing information
 - Resource usage
 - Device pin-out
 - Settings and constraints applied
 - Messages
- Opens automatically when processing begins
- <u>Recommendation</u>: Go through report for a design to get sense of information being provided
- Information also available as text files in project directory
 - Ex. <project_name>.fit.rpt & <project_name>.map.rpt

© 2008 Altera Corporation—Confidential



Compilation Report



© 2008 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



₿

Example: Resource Usage

🗣 Quartus II - D:/altera/71/qdesigns/fir_filte	er/fi	r_filter - filtref - [Comp	ilation Report	- Fitter Resou		\mathbf{X}
File Edit View Tools Window						
🞒 🔄 Compilation Report	Fit	ter Resource Usage Sumn	nary			
E Legal Notice		Resource		Usage		▲
Flow Summary	1	🗉 Total logic elements		162 / 5,980 (3 %)		
Elow Non-Default Global Settings	2	Combinational with no	o register	77		
	3	Register only		57		
Flow Log	4	Combinational with a	register	28		
🗄 🗃 🧰 Analysis & Synthesis	5					
E Fitter	6	🗉 Logic element usage by r	Sov	oral tablos	in F	Resource
Summary	7	4 input functions	Jev	erai tables	, ,,, ,	Lesource
	8	3 input functions	Sectior	n detail how	w m	uch of FPGA
Bine Out File	9	2 input functions	rasa	ircos avail	ahla	b and used
	10	1 input functions	16300	arces avai	abie	and used
A Resource Usage Summary	11	0 input functions		43		
Input Pins	12					
Output Pins	13	🗉 Logic elements by mode				1
I/O Bank Usage	14	normal mode		135		
All Package Pins	15	arithmetic mode		27		
Output Pin Default Load For Reported	16	qfbk mode		9		
Summary	17	register cascade mod	le	0		
Pad To Core Delay Chain Fanout	18	synchronous clear/lo	ad mode	52		
Control Signals	19	asynchronous clear/l	oad mode	39		
Global & Other Fast Signals	20					
Non-Global High Fan-Out Signals	21	Total registers		85 / 6,523 (1 %)		
🕀 🚑 🛄 Logic and Routing Section	22	Total LABs		26 / 598 (4 %)		
	23	Logic elements in carry cl	nains	30	_	
Advanced Fitter Data	24	User inserted logic eleme	nts	0		
Suppressed Messages	25	Virtual pins		0		
	26	🖂 1/0 pins		22/185(12%)		
🗄 🛃 🛅 TimeQuest Timing Analyzer	27	Clock pins		2/2(100%)		
	28	Global signals		3		~
	100	1 1.002				

© 2008 Altera Corporation-Confidential



Netlist Viewers

RTL Viewer

- Graphically represents results of synthesis
- Visually check initial HDL synthesis results
 - Before any Quartus II optimizations
- Locate synthesized nodes for assigning constraints
- Debug verification issues
- Technology Map Viewers (Post-Mapping & regular)
 - Graphically represents results of mapping (post-synthesis) & fitting
 - Analyze critical timing paths graphically
 - Delay values displayed if timing information available
 - Locate nodes & node names after optimizations (cross-probing)
 - Assigning constraints
 - Debugging

© 2008 Altera Corporation—Confidential



RTL Viewer



Note:

1) Must perform elaboration first (e.g. Analysis & Elaboration OR Analysis & Synthesis)

© 2008 Altera Corporation—Confidential



Technology Map Viewers



Note:

1) Must run synthesis and/or fitting first

© 2008 Altera Corporation—Confidential





Schematic View (Technology Viewer)

Represents design using atoms

- I/O pins & cells
- Lcells
- Memory blocks
- MAC (DSP blocks)



^{© 2008} Altera Corporation—Confidential

Schematic Hierarchy Navigation

- Mouse pointer indicates action
 - ← Descending hierarchy
 - Double-click on instance
 - Right-click & select hierarchy down
- ****}_ੈ

୷୷

- ← Ascending hierarchy
 - Double-click in empty space
 - Right-click & select hierarchy up
- Expand instances within current level of hierarchy
 - Tip: click instances (blocks) to highlight in red first before performing actions



© 2008 Altera Corporation—Confidential



© 2008 Altera Corporation-Confidential



© 2008 Altera Corporation—Confidential

Chip Planner

- Editable graphical view of target device
- Displays
 - Graphical layout of device resources
 - Routing channels between device resources
 - Internal routing channels within LABs
 - Global clock regions

Uses

- View placement of design logic
- View connectivity between resources used in design
- Make placement assignments
- Debugging placement related issues





Displaying Fan-In & Fan-Out





Cross-Probing from/to Chip Planner

- Locate hierarchy blocks or specific logic from other Quartus II windows
 Project Navigator
- Project Navigator
- Compilation Report
- Design files
- RTL Viewer
- Technology Viewer
- Message window
- Pin Planner
- TimeQuest reports



© 2008 Altera Corporation—Confidential

Resource Property Editor

- Use to view detailed logic implementation & connections
 - No direct access from menus
 - Cross-probe from other Quartus II tools
- Advanced feature: make ECO changes post-fit without recompiling
- Views
 - Logic cells (look-up tables & registers)
 - Embedded memory
 - Embedded multipliers
 - I/O cells
 - PLLs

© 2008 Altera Corporation-Confidential





. .

65



Quartus II Software Design Series: Foundation

Settings & Assignments

© 2008 Altera Corporation—Confidential

Synthesis & Fitting Control

- Controlled using two methods
 - Settings
 - Project-wide switches
 - Assignments (aka logic options; constraints)
 - Individual entity/node controls
- Both accessed in Assignments menu or Tasks window
- Stored in QSF file for project/revision

Task፼
🗖 🚍 Assign Constraints
Import Assignments
Set Project and Compiler Settings
💞 Edit Pin Assignments (Open Pin Planner)
Edit Logic Options (Open Assignment Editor)
i Export Assignments



© 2008 Altera Corporation—Confidential



Settings Dialog Box

General	Device						
- Files - Libraries - Device	Select the family and devic	e you want t	o target for c	ompilation	ì.		
- Uperating Settings and Londitions - Compilation Process Settings - EDA Tool Settings - Analysis & Synthesis Settings	Family: Cyclone II			•	Package:	FBGA	ces' list
 Fitter Settings Timing Analysis Settings 	Devices: All			y	Speed grad	e: Fastest	
Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface	C Auto device selected	by the Fitter ted in 'Availa	able devices	' list	Show at the second sec	dvanced de py compatit	evices ble only
⊡- Simulator Settings PowerPlay Power Analyzer Settings	Available devices:					ina Pin Upi	ions
	Name EP2C5F256C6 EP2C8F256C6 EP2C15AF256C6 EP2C20F256C6	Core v 1.2V 1.2V 1.2V 1.2V 1.2V	LEs 4608 8256 14448 18752	User I/ 158 182 152 152	Memor 119808 165888 239616 239616	Embed 26 36 52 52 52	PLL 2 2 4 4
	<						>
	 Migration compatibility — Migration Devices 	1	Companion	device—			
	0 migration devices selec	ted	Limit D	J SP & RAM	l to HardCopy d	evice resor	urces

Change settings

- Top-level entity
- Target device
- Add/remove files
- Libraries
- VHDL '87 or '93?
- Verilog '95, '01 or SystemVerilog?
- EDA tool settings
- Timing settings
- Compiler settings
- Synthesis settings
- Fitter settings
- Simulator settings
- Power analysis settings

Tcl: set_global_assignment -name <assignment_name*> <value>

© 2008 Altera Corporation-Confidential



Compilation Process

Settings - filtref		$\overline{\mathbf{X}}$	
Category:			
General Files Device Compilation Process Settings Early Timing Estimate Incremental Compilation EDA Tool Settings Analysis & Synthesis Settings Fitter Settings Fitter Settings Fitter Settings SignalTap II Logic Analyzer Logic Analyzer Interface Simulator Settings PowerPlay Power Analyzer Settings	Compilation Process Settings Specify Compilation Process options. Parallel compilation Image: Use all available processors Image: Maximum processors allowed: Image: Use smart compilation Image: Preserve fewer node names to save disk space Image: Run I/O assignment analysis before compilation Image: Run RTL Viewer preprocessing during compilation Image: Save a node-level netlist of the entire design into a persistent sour (This option specifies VQM File name for full compilation and Start	ce file VQM Writer command)	
PowerPlay Power Analyzer Setting	File name: Image: Export version-compatible database Export directory: export_db Image: Save project output files in specified directory Directory name: More Settings Description: Specifies whether to use smart compilation. Turning this option on he faster.	Smart compilation ⁽¹⁾ - Skips entire comp not required (i.e. or synthesis, etc.) - Saves compiler ti - Uses more disk so • Generate version-com	biler modules when elaboration, me pace patible database ⁽²⁾

Tcl: set_global_assignment -name SMART_RECOMPILE ON

© 2008 Altera Corporation—Confidential



Synthesis Netlist Optimizations: Gate-Level **Register Retiming**

- **Optimize netlist during Synthesis**
- Moves registers across combinatorial logic to balance timing
- Trades between critical & non-critical paths
- Makes changes at gate level
- Created/modified nodes noted in Compilation Report







Tcl: set global assignment-name ADV NETLIST OPT SYNTH GATE RETIME ON

© 2008 Altera Corporation—Confidential



Fitter Settings

Comparing provide a set of the se

Tcl: set_global_assignment -name FITTER_EFFORT "<Effort Level>"

© 2008 Altera Corporation—Confidential



Physical Synthesis

- Re-synthesize based on fitter output
 - Makes incremental changes that improve results for a given placement _
 - Compensates for routing delays from Fitter _

Settings - pipemult	\mathbf{X}
Category: General Files Libraries Device Coperating Settings and Conditions Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings Fitter Settings Physical Synthesis Optimizations Compilations Fitter Settings Assemblar	Physical Synthesis Optimizations Specify options for performing physical synthesis optimizations during fitting. Physical synthesis for performance Perform physical synthesis for combinational logic Perform automatic asynchronous signal pipelining Physical synthesis for registers Perform register duplication
 Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface Simulator Settings PowerPlay Power Analyzer Settings 	 Physical synthesis for fitting Perform physical synthesis for combinational logic Perform logic to memory mapping Physical synthesis effort Normal (default; increases compilation time two to three times) Extra (should improve design performance; increases compilation time) Fast (may reduce performance gains; decreases compilation time)

© 2008 Altera Corporation-Confidential


Combinational Logic

Swaps look-up table (LUT) ports within LEs to reduce critical path LEs



Tcl: set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON



Asynchronous Signal Pipelining

Adds pipeline registers to asynchronous clear or load signals in very fast clock domains





Duplication

High fan-out registers or combinatorial logic duplicated & placed to reduce delay



Tcl: set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON

© 2008 Altera Corporation—Confidential



Assignment Editor (AE)

- Provides spreadsheet assignment entry & display
 - Can copy & paste from clipboard

	🧐 Q	uartus II Edit View	- D:/altera/71/qde	esigns/fir_filter/fi	r_filter - filtref - [Ass	ignment Editor	or Tasks window	
			ategory:				✓ All Ô Timing → Logic O	ptions
Sort on colu	mns		ode Filter: Click the	Node Filter button to v	view more options			Enable/disable
			nformation: Assigns a dit: XV	location on the device	e for the current node(s) ar	nd/or pin(s).	/	individual assignments
	4		From	То	Assignment Name	Value	Enabled	
		1		🗩 clk	Location	PIN_G1	Yes	_
	12	2		🗩 clk	Clock Settings	clocka	Yes 🖌	
_	3	3		iiiir clkx2	Clock Settings	clockb	Yes	
	Ð	4	🗩 dk	iiii ⊂lkx2	Multicycle	2	Yes	
	i θ _₽ ,	5		iiii∂d	Location	IOBANK_1	Yes	
Assignment	\$	6		iiiid	I/O Standard	SSTL-2 Class II	Yes	
Editor	-	7		ii⊇reset	I/O Standard	3.3-V LVTTL	Yes	
toolbor	\odot	8		🗩 newt	I/O Standard	3.3-V LVCMOS	Yes	
toolbar		9		₽d[6]	I/O Standard	2.5 V	Yes	
	XV.	10	_	Preset	Location	IOBANK_4	Yes	
	$\ll \gg$	11	-		Location	IOBANK_4	Yes	
		12	_	♦ me	Reserve Pin	As input tri-stated	Yes	
		13		🖤 yvalid	Location	PIN_E14	Yes	
		14	-	■ clkx2	Location	PIN_C13	Yes	
		15		⊥ >newt	Location	PIN_C15	Yes	
		16	< <new>></new>	< <new>></new>		· · · ·		
© 2008 Altera (Corpor	ation_C	onfidential		Customiz colum	ns		

Accievence ato Marcu

Editing Multiple Assignments

Use Edit bar, auto-fill, copy & paste

🗳 Q File	uartus II Edit View	- D:/altera/71/qdes Tools Window	igns/fir_filter/fir	_filter - filtref -	[Assignment Editor*]			
B	≚ ∐ ± ⊂	ategory: Pin					🕉 Timing 🔹 Logic O	ptions
0	×I ⊥ ► N	ode Filter: Click the N	lode Filter button to vi	iew more options		Edit mu	ultiple I/O	
**		nformation: Specifies t dit: XV	he I/O standard of a p 5TL-2 Class II	bin. Different device f	amilies support different I/O	standard	ds at once	ith diffe
\$		То	Location	I/O Bank	I/O Standard	General Function	Special Function	Re
₽ ₽	1	🗩 clk			3.3-V LVTTL			
12	2	₽¥d	IOBANK_1	1	SSTL-2 Class II			
-8	3	∎>reset	IOBANK_4	4	3.3-V LVTTL			
Ð	4	_ @yn_out	IOBANK_4	4	3.3-V LVTTL			
80	5	💿 yvalid	PIN_E14	3	3.3-V LVTTL	Rov I/O	LVDS38p/DQ1R3	
<u>0</u>	6	■Pclkx2	PIN_C13	2	3.3-V LVTTL	Coumn I/O	LVDS33p	
Ť	7	∎Pnewt	PIN_C15	3	3.3-V LVCMOS	Rov I/O	LVDS36p	
٩	8	< <new>></new>	< <new>></new>			FILL		
× ×					A	uto-fill multip adjacent cells	le S	
	<		1111					>

© 2008 Altera Corporation-Confidential

Creating Assignments: Cross-Probing

- Virtually all windows & tools cross-probe (locate) to Assignment Editor
- Examples
 - Project Navigator
 - Message window
 - **Compilation Report**
 - **Design files**



*Note: Assignment Editor pre-filled with target node/pin name

© 2008 Altera Corporation—Confidential





© 2008 Altera Corporation—Confidential



Assignment (Time) Groups

- Assign names to user-defined groups of nodes
- Allows single assignment to constrain entire group

Assignments	<mark>∕ Create & Name Group</mark>)
≌ <u>D</u> evice	Assignment Groups	
🧼 <u>P</u> ins		
<u> <u> </u> </u>	Assignment group name: my_group Create Delete Rename Delete All	
全 EDA Tool Settings	Members:	
_¶ <u>S</u> ettings Ctrl+Shift+E	dataa_in*	
Classic Timing Analyzer <u>W</u> izard	datab_in*	
Assignment Editor Ctrl+Shift+A		
In Planner Ctrl+Shift+N	Members Add Members	\mathbf{X}
Remove Assignments	Turne as a sheet one as more used a man (a) and (as wilds and also used as	
E Demote Assignments	and/or assignment groups to add to the members of the assignment groups to add to	oup.
Back-Annotate Assignments	Exceptions: Multiple names must be whitespace delimited.	
^a み Imp <u>o</u> rt Assignments	dataa_in[7] datab_in[7] Marra(a); datab_in[4]	
Export Assignments		
Assignment (Time) <u>G</u> roups	OK Cance	
W Timing Closure Eloorplan		
S LogicLock Regions Window Alt+L	Excluded Members	
B Design Partitions Window Alt+D		
	OK Cancel	

© 2008 Altera Corporation-Confidential

AE Dynamic Checking

- Validity of constraint checked during entry
- Color-coded to display status
 - Grey disabled
 - Black applied
 - Yellow assignment warning

- Dark red incomplete
- Bright red error/illegal value
- Green enter new assignment

	From	То	Assignment Name	Value	Enabled
1		🗃 yn_out	Location	IOBANK_2	Yes
2		💿 yvalid	Location	PIN_75	Yes
3		n 🗗 🖉	Location	IOBANK_1	No
4		🗈 dk	Clock Settings	clk	Yes
5		🔷 unknown_clock	Clock Settings	clk2	Yes
6		iiii ⊂lkx2	Clock Settings	clk2	Yes
7	🖻 clk	iiii ⊂lkx2	Multicycle	2	Yes
8		i ∰d	DQS Frequency	1MHz	Yes
9		💿 yvalid		Minimum Current	Yes
10		i ∰d	I/O Standard	LVCMOS	Yes
11		🔊 yn_out	I/O Standard	LVCMOS	Yes
12		💿 yvalid	I/O Standard	LVCMOS	Yes
13	< <new>></new>	< <new>></new>	< <new>></new>		





Optimization Technique

- Selects synthesis optimization goal
 - Speed
 - Balanced (default)
 - Area
- Applies only to hierarchical entities
 - Locate (cross-probe) from Project Navigator
 - Enables Assignment Editor Node Filter for selected entity
 - Drag and drop into Assignment Editor
- Effects synthesis & logic mapping
- Only applies to Quartus II integrated synthesis

	From	То	Assignment Name	Value	Enabled	
1		👁 acc:b2v_inst3	Optimization Technique Stratix II	Speed	Yes	
2	< <new>></new>	< <new>></new>	< <new>></new>			
			· 			

Tcl: set_instance_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE SPEED -to <node name>

© 2008 Altera Corporation—Confidential



Updating QSF File

- QSF not updated automatically when constraint entered or Assignment Editor saved
- QSF updated only when
 - Project is saved (**File** menu)
 - Beginning of compilation
- Change behavior to updating assignments immediately (Tools menu ⇒ Options ⇒ General ⇒ Processing)

May impact software performance due to file accesses



Design Assistant

Category:	
Category: General Files Libraries Device Operating Settings and Conditions Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings Filter Settings Timing Analysis Settings Assembler Design Assistant SignalT ap II Logic Analyzer Logic Analyzer Interface Simulator Settings PowerPlay Power Analyzer Settings	Design Assistant Specify the potential design problems that you want the Design Assistant to problems, or a category of design problems. Run Design Assistant during compilation Select the rules you want the Design Assistant to apply to the project: Design Assistant configuration rule names Image: Design Assistant configuration rule names <
Checks for potential design issues • Clocks • Reset • Non-synchronous design structure • Timing closure • Asynchronous clock domain data transfers • Signal race conditions • HardCopy	Reset Very Reset Very Timing closure Very Rule A101: Design should not contain combinational loops P Rule A102: Register output should not drive its own control signal directly or through combinational logic P Rule A103: Design should not contain delay chains P Rule A104: Design should not contain ripple clock structures P Rule A105: Pulses should not be implemented asynchronously P Rule A106: Multiple pulses should not be generated in design Rule A106: Multiple pulses should not be implemented asynchronously Rule A106: Multiple pulses should not be generated in design Rule A106: Multiple pulses should not be implemented asynchronously Rule A106: Multiple pulses should not be generated in design Rule A106: Multiple pulses should not be implemented asynchronously Rule A106: Multiple pulses should not be generated in design Rule A106: Multiple pulses should not be implemented asynchronously OK Cancel

ER

(A)

Δ\

© 2008 Altera Corporation—Confidential

Optimization Advisors

- Provide design-specific recommendations (feedback) on optimizing designs
- Access through **Tools** menu or Tasks window
- Six types
 - Resource usage optimization
 - Timing (performance) optimization
 - Power optimization
 - Incremental compilation suggestions
 - Implementing IP (DDR3 & PCIE)
 - Compilation time reduction







Example Optimization Advisor



© 2008 Altera Corporation—Confidential





Quartus II Software Design Series: Foundation

I/O Planning

© 2008 Altera Corporation—Confidential

I/O Planning Need

- I/O standards increasing in complexity
- FPGA/CPLD I/O structure increasing in complexity
 - Results in increased pin placement guidelines
- PCB development performed simultaneously with FPGA design
 - Sometimes before!
- Pin assignments need to be verified earlier in design cycle
- Designers need easy way to transfer pin assignments into board tools

© 2008 Altera Corporation—Confidential





Pin Planner Window



いいの

© 2008 Altera Corporation—Confidential

Assigning Pins Using Pin Planner



日記

© 2008 Altera Corporation—Confidential

Assigning Pins Using Pin Planner (2)



© 2008 Altera Corporation-Confidential



Reserving I/O Pins

 Type reserved I/O name directly into Pins List & select reserve configuration

Named:	l	▼ «»	Edit: 🗙 🗸	As input tri-stated			Filter:	Pins: all	-
		Node Name	Direction	Location	I/O Bank	Vref Group	I/O Standard	Reserved	~
17		yn_out[4]	Output				3.3-V LVTTL (default)		
18		yn_out[3]	Output				3.3-V LVTTL (default)		
19		yn_out[2]	Output				3.3-V LVTTL (default)		
20		yn_out[1]	Output				3.3-V LVTTL (default)		
21		yn_out[0]	Output				3.3-V LVTTL (default)		· _
22		yvalid	Output				3.3-V LVTTL (default)		=
23		my received pin	Input				3.3-V LVTTL (default)		-
24		< <new node="">></new>							
<								As bidirectional As input tri-stated As output driving an u As output driving grou As output driving VCC	inspeci ind

- Or right-click on pin in Package View and choose **Reserve** \Rightarrow **As**...
 - Pin name set to user_reserve_<pin_number>
 - Reserved pins colored blue in Package View
- Set initial state of other unused pins in Device settings in Settings dialog box (Device & Pin Options button)



Other Pin Planner Features

- Displays (View ⇒ Show, Toolbar buttons, or rightclick in Package View)
 - Device edges
 - I/O banks
 - VREF groups
 - Differential pin pairing
 - DQ/DQS pins (next slide)
- Easy-to-read pin legend





Show DQ/DQS Pins

Show color-coded DQ/DQS sets in x4, x8/x9, x16/x18, or x32/x36 modes in the Package View for DDR interfaces



Pad View

- Cross-reference package pin location to silicon pad location
 - Assign pins in Pad View based on pad location
- Reversed "Altera" indicates flip-chip die



Show Fitter Placements

View I/O locations automatically selected by Fitter



© 2008 Altera Corporation—Confidential

Back-Annotation

Back-Annotate Assignments Back annotation type: Default Assignments to back-annotate O Device assignment O Device assignments Pin, cell & device assignments O Demote cell assignments to: LABs Pin, cell, routing & device assignments O Delay chains	 Use to lock fitter-chosen (green) pin assignments for future compilations Copies device & resource locations chosen by fitter into QSF file Pins Logic Routing "Locks down" locations in floorplan
Save intermediate synthesis results Save a node-level netlist of the entire design into a persistent source file File name:	H P P P P P P P P P P P P P P P P P P P
OK Cancel	
© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trade	emarks of Altera Corporation

Pin Migration View

Migration Result

4

4

4

19

3

3

3

13

18

0

1/0

Bank

VREF

Group

B4_N1

B4 N1

B4_N1

B4 N1

B3 N0

B3 N0

B3 N0

B3 N1

DO NH

07_NU

B8 N1

DO MI1

Pin

Function

Column I/O

Column I/O

Column I/O

Column I/O

Column I/O

Column 1/O

Column I/O

Column I/O

- Select migration devices in Device Settings
- View & compare pin function differences between migration devices

Current Device: EP2S15F484C3

Pin

Function

Column I/O

Column 1/0

Column I/O

Column 170

Show only highlighted pins Show migration differences

EP2S15F484C3

4

4

4

9

3

3

3

3

17

8

0

1/0

Bank

Migration Devices

Pin

Function

Column I/O

Column I/O

Column 1/O

Column I/O

Column I/O

Column I/O

Column I/O

Column I/O

VREFB7N2

COMIN'N 17 O

Column 1/O

DO M1 Column 1/0

VREF

Group

B4_N1

B4 N1

B4_N1

B4 N1

B3_N0

B3_N0

B3 N0

B3 N1

DO NH

B7_N1

D7_NU

B8 N1

EP2S60F484I4

4

4

9

3

3

3

3

18

10

1/0

Bank

VREF

Group

B4_N2

B4_N2

B4_N2

B4 N2

B3 N1

B3 N1

B3 N1

B3 N2

DO NO

B7 N2

D7_N1

B8 N2

DO NO

Package View adjusts to prevent non-migratable assignments



旧記

© 2008 Altera Corporation—Confidential

PIN AA4 VREFB7N2

PIN_AA12 Column I/O

PIN AA12 Column 1/0

Pin Finder...

Pin Migration View

2

3

4

5

6

8

0

10

12

13

Device...

Pin Number

PIN_A6

PIN A7

PIN_A8

PIN A10

PIN A16

PIN A17

PIN A18

PIN A19

Import/Export via CSV

- Use spreadsheet Comma Separated Value (.CSV) file to enter or edit I/O locations
- Convenient for transferring assignments between project revisions
- CSV column names must match Pin Planner column headings
 - **To**
 - Pin name
 - Assignment Name
 - Location
 - Value
 - PIN_<pin_number>
 - I/O standard

		Assignments	Menu	_
	Import Assignments			×
	Specify the source and categories to select LogicLock Import File(s). Assignment source File name: undation/QIII Use LogicLock Import File Ass LogicLock Import File Ass	of assignments to import. Click Lo F7_1/Ex6/Verilog/io_assignments ssignments	gicLock Import File Assignm	1ents 5
l			OK Cancel	
			/	
	A	В	C	
1	То	Assignment Name	Value	
2	d[7]	Location	PIN J4	

Location

© 2008 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 99

3 d[6]



PIN H4

Type I/O Assignments & Scripting

- Type pin-related assignments directly into QSF
- Type pin-related assignments into separate Tcl
 - Source Tcl file in project QSF
 - Execute Tcl file to write assignments into QSF

🕸 Quari	tus II - D:/altera/71/qdesigns/fir	_filter/fir_filter - filtref - [filtref.qsf*]	
서 않 장	Quartus II - D:/altera/	71/qdesigns/fir_filter/fir_filter - filtref - [io_assignments.tcl] ocessing Tools Window	
€	Image: Contract of the second sec	1 2 set_location_assignment IOBANK_4to reset 3 set_location_assignment IOBANK_4to yn_out 4 set_location_assignmentname RESERVE_PIN "AS INPUT TRI-STATED"to 5 set_location_assignment PIN_E14to yvalid 6 set_location_assignment PIN_C13to clkx2 7 set_location_assignment PIN_C16to newt 8 -to newt	me
	40 set_growar_assigned 41 42 42 # Pin · € · Location 43 # -====================================	gnment - name vector_waverorn_rite iir.vwi n Assignments 	

I/O Assignment Analysis Command





© 2008 Altera Corporation—Confidential

I/O Assignment Analysis Output



*Note: See Appendix for special reports and information generated only for Arria GX, Stratix II, II GX, and HardCopy II devices

© 2008 Altera Corporation—Confidential



Live I/O Checking

8

 \bigtriangledown

E

Ð

¢.



- Status window alerts to failing assignments
 - Errors detailed in Messages window and Package view tooltips
- Full I/O Assignment Analysis still required



"Board-Aware" Settings: Output Pin Load

× + × - × + + + + +		ice Mui
pecity values for capacitive loading per 1/1	J standard.	
U stangargs: Name	Capacitive Loading	~
33// PCI	10	
33V PCI-X	10	
)ifferential 2.5-V SSTL Class II	0	
Differential 1.8-V SSTL Class II	ñ	
VDS	õ	
HyperTransport	Ō	
Differential LVPECL	Ō	
3.3-V LVTTL	Ō	
3.3-V LVCMOS	Ō	
2.5 V	0	
1.8V	Ō	
1.5V	Ō	
SSTL-2 Class I	Ō	
	ō	\sim

Capacitive Loading tab of Device and Pin Options button in Device Settings

- Specifies output pin loading in picofarads (pf)
 - Changes default loading value of I/O standard
 - Changes t_{co} of output pins
- Allows designer to accurately model board conditions
- Specify for entire I/O standard in Device Settings
- Apply to individual output or bidirectional pins in Assignment Editor or Pin Planner All Pins list

								, i i i i i i i i i i i i i i i i i i i	_
			Node Name	Direction	Location	I/O Standard	Output Pin Load	I/O Bank	
	13		reset	Input	PIN_N3	3.3-V LVTTL (default)		6	
	14	•	yn_out[7]	Output	PIN_J6	3.3-V LVTTL (default)	20	5	
	15	•	yn_out[6]	Output	PIN_L8	3.3-V LVTTL (default)	20	5	
	16	•	yn_out[5]	Output	PIN_H1	3.3-V LVTTL (default)	20	5	
	17	•	yn_out[4]	Output	PIN_K2	3.3-V LVTTL (default)	20	5	
	18	•	yn_out[3]	Output	PIN_H2	3.3-V LVTTL (default)	20	5	
	19	•	yn_out[2]	Output	PIN_J5	3.3-V LVTTL (default)	20	5	
	20	0	yn_out[1]	Output	PIN_L2	3.3-V LVTTL (default)	20	5	
	21	•	yn_out[0]	Output	PIN_K5	3.3-V LVTTL (default)	20	5	
	22	0	yvalid	Output	PIN_L7	3.3-V LVTTL (default)		5	
2	23		~DATA0~	Input	PIN E13	3.3-V LVTTL (default)		3	

Tcl: set_instance_assignment –name OUTPUT_PIN_LOAD <value> –to <pin name>

© 2008 Altera Corporation—Confidential



Advanced I/O Timing

- Enhances analysis (over capacitive loading) by allowing user to enter board-level parameters (Cyclone III, Stratix II, & Stratix III devices only)
 - Use in lieu of or in addition to HSPICE & IBIS modeling
- View signal integrity metrics in Compilation Report (TimeQuest folder)

Enable in TQ settings, then Device Settings ⇒ Device & Pin Options	Board Trace Model Set parameters for specific I/O pin(s)
Specify values for Board Trace Model per I/O standard. I/O standard: 33VLVTTL Board trace model: Image: Comparison of the standard stan	Stratix II EP2S15F484C3 pin(s): yn_out[7]; yn_out[6]; yn_out[5]; yn_out[4]; yn_out[3]; yn_out[2]; yn_out[1]; yn_out[0 I/O standard for selected pin(s): 3.3-V LVTTL
Description: Specifies board trace, termination, and capacitive load parameters for each I/O standard. Note: These settings affect Advanced I/O Timing only and are used instead of Capacitive Loading to determine I/O timing and power. If Advanced I/O	Cn: open F Rnl: open Ohm Rfl: open Ohm _ Cf: open F
Set for all pins using I/O standard	Right-click on output pin(s) in Pin C _f parameter equivalent Planner ⇒ Board Trace Model to output pin load
© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and Med	DaCore are trademarks of Altera Corporation



Quartus II Software Design Series: Foundation

Timing Analysis

© 2008 Altera Corporation—Confidential 106

TimeQuest Timing Analyzer (TA)

- Timing engine in Quartus II software
- Provides timing analysis solution for all levels of experience
- Features
 - Synopsys Design
 Constraints (SDC) support
 - Standardized constraint methodology
 - Easy-to-use interface
 - Constraint entry
 - Standard reporting
 - Scripting emphasis
 - Presentation focuses on using GUI



© 2008 Altera Corporation—Confidential



Enabling in the Quartus II Software



Notes:

- Arria GX device only supports Timequest TA.
- TimeQuest TA is enabled by default for new Stratix III and Cyclone III designs.

© 2008 Altera Corporation—Confidential


Adding SDC File to Quartus II Project

- Add SDC files to TimeQuest Timing Analyzer page of Settings dialog box
- Multicorner timing analysis checks all process corners in one analysis
 - On by default for Cyclone II & III, Stratix II & III devices

Lieneral	TimeQuest Timing Analyzer	CIICK Add
Libraries	Specify TimeQuest Timing Analyzer options.	add SDC t
Operating Settings and Conditions	⊂ SDC files to include in the project	
Compilation Process Settings		_
EDA Tool Settings	SDC filename: Add	
Analysis & Synthesis Settings	Berroy	
	File name Type	<u> </u>
 Timing Analysis Settings TimeQuest Timing Analyzer 	//Solutions/pipemult.sdc Synopsys Design Constraints File	
	Down	
Assembler		
Design Assistant		et and
Signal I ap II Logic Analyzer	Enable Advanced I/O Timing	
		iers at li

Opening the TimeQuest Interface

- Toolbar button
- Tools menu
- Tasks window
- Stand-alone mode
 - quartus_staw
- Command line

🏶 Quartus II - C:/altera_trn/Quartus_II	I_Software_Design_Series_Foundation/QIIF7_2/E
Prile Edit View Project Assignments Pro	rocessing Tools Window Help
D 🗗 🖬 🗿 🖉 🕹 🖪 🖻 🗠 🕫	🗠 pip EDA Simulation Tool 🔹 🎽
Project Navigator 🛁 🔺 🗙	Run EDA Timing Analysis Tool
Entity	Launch Design Space Explorer
Cyclone II: EP2C5F256C6	TimeQuest Timing Analyzer
	Advisors

© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 110



TimeQuest GUI

TimeQuest Timing Analyzer Summary SDC File List Summary (Hold) Peport Timing	Keport Immu O - Command Info Summary of Paths Slack From Node To Node Launch Clock Latch Clock 1 1.045 inst2[15] q[15] elk1 elk1 2 1.045 inst2[13] q[13] elk1 elk1 3 1.045 inst2[13] q[14] elk1 4 1.045 inst2[13] q[11] elk1
Report Pane	Path #1: Setup slack is 1.045 Path #2: Setup slack is 1.045 Path #2: Setup slack
Tasks Report RSKM Report DDR Report SDC Report Unconstrained Paths Report Unconstrained Paths Report Datasheet Create Stack Histogram Report Minimum Pulse Width Create Stack Histogram Macros Report Top Failing Paths Report Top Failing Paths Report All V/D Timinos	Data Arrival Path Total Incr RF Type Fanout Location Element 1 0.000 0.000 getin getin 4.255 ns 2 1.237 1.237 R k del 3 1.547 0.250 uTco 1 Unassigned lgetin 4 1.547 0.000 RR CELL 1 Unassigned lgetin 5 1.547 0.000 RR CELL 1 Unassigned lgetin 6 4.255 2.708 RR CELL 0 Unassigned lgetin V Total Incr RF Type Fanout Location Element 1 6.000 6.000 getin getin Latch Clock 2 6.000
X 22 tol> read_sdc "C:/altera_trn/C 23 tol> update_timing_netlist; 24 tol> update_timing_netlist; 25 tol> create_timing_summary -se 26 tol> create_timing_summary -ho 27 tol> report_timing -to_clock of 28 i) Info: Report Timing: Four 33 tol> 10 1.045 10 1.045	<pre>Jartus_II_Software_Design_Series_Foundation/QIIF7_2/Solutions/Final_projects/Schematic/pipemult.sdc" C:/altera_trn/Quartus_II_Software_Design_Series_Foundation/QIIF7_2/Solutions/Final_projects/Schematic/pipemult.sdc' tup -panel_name "Summary (Setup)" Id -panel_name "Summary (Hold)" Ik1 -setup -npaths 10 -detail path_only -panel_name {Report Timing} i 10 setup paths (0 violated). Worst case slack is 1.045</pre> Console Pane

© 2008 Altera Corporation-Confidential

Console pane

- Allows direct entry and execution of SDC & Tcl commands
 - Displays equivalent of command executed by GUI
- Displays TimeQuest output messages
- History tab records all executed SDC & Tcl commands
 - Copy & paste to create scripts or SDC files



© 2008 Altera Corporation—Confidential



SDC File Editor = Quartus II Text Editor

- Use Quartus II editor to create and/or edit SDC
- SDC editing unique features (for .sdc files)
 - Access to GUI dialog boxes for constraint entry (Edit ⇒ Insert Constraint)
 - Syntax coloring
 - Tooltip syntax help

Quartus II File menu \Rightarrow New \Rightarrow Other Files 🕸 Quartus II - I Edit View Project Tools Window 35 8 36 緧 37 38 # Create Clock 39 40 create Tclock -name {clk1} -period 6.000 -waveform { 0.000 3.000 } [get ports {clk1}] -add 41 ŧΞ 42 create clock[-add][-name <clock name>]-period <value>[-waveform <edge list>][<targets>]] -add: Adds clock to a node with an existing clock 43 ŧĒ -name <clock_name>: Clock name of the created clock #**** 44 -period <value>: Speed of the clock in terms of clock period # Set -waveform <edge_list>: List of edge values 45 46 #***** <targets>: List or collection of targets 47 48 set_input_delay -add_delay -max -clock [get_clocks (clk1)] 3.250 [get_ports {dataa[1]}] 49 set input delay -add delay -min -clock [get clocks (clk1)] 1.750 [get ports (dataa[1])] 50 set input delay -add delay -hax -clock [get clocks {clk1}] 3.250 [get ports {dataa[3]}] 51 set_input_delay -add_delay -min -clock [get_clocks (clk1)] 1.750 [get_ports (dataa[3])] 52 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {wraddress[0]}] \mathbb{Z} 53 set input delay -add delay -min -clock [get clocks {clk1}] 1.000 [get ports {wraddress[0]}] 54 set input delay -add delay -max -clock [get clocks (clk1)] 2.500 [get ports (wraddress[1])] set_input_delay -add_delay -min -clock [get_clocks {clk1}] 1.000 [get_ports {wraddress[1]}] 55 267 268 56 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {wraddress[2]}] 57 set_input_delay -add_delay |min -clock [get_clocks (clk1)] 1.000 [get_ports (wraddress[2])] 58 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {wraddress[3]}] 59 set input delay -add delay -min -clock [get clocks {clk1}] 1.000 [get ports {wraddress[3]}] 60 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {wren}] 61 set input delay -add delay -min -clock [get clocks {clk1}] 1.000 [get ports {wren}] 62 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {rdaddress[4]}] set input delay -add delay -min -clock [get clocks {clk1}] 1.000 [get ports {rdaddress[4]}] 63 64 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {wraddress[4]}] set input delay -add delay -min -clock [get_clocks {clk1}] 1.000 [get_ports {wraddress[4]}] 65 66 set input delay -add delay -max -clock [get clocks {clk1}] 2.500 [get ports {rdaddress[0]}] 67 set input delay -add delay -min -clock [get clocks (clk1)] 1.000 [get ports (rdaddress[0])] For Help, press F1 Ln 41. Col 9

TimeQuest File menu \Rightarrow New/Open SDC File

Place cursor over command to see tooltip

© 2008 Altera Corporation—Confidential



SDC File Editor (cont.)

Construct an SDC file using the TimeQuest graphical constraint creation tools



Create Clock

Clock name:

Period:

clk

10.000

ns

© 2008 Altera Corporation—Confidential



Steps to Using TimeQuest Tool

- 1. Generate timing netlist
- 2. Enter SDC constraints by creating or reading in an SDC file
- 3. Update timing netlist
- 4. Generate timing reports

© 2008 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 115



1) Generate Timing Netlist

- Create a timing netlist (i.e. database) based on compilation results
 - Post-synthesis (mapping) or post-fit (if design already fully compiled)
 - Worst-case (slow; max. temp.), best-case (fast; min. temp.) timing models
 - Set custom operating conditions
- To execute:

		* Tasks X
Croato Timina Natlist	Netlist menu	🗸 📓 Open Project 🔼
create rinning Nettist	·	🔄 Netlist Setup
- Input netlist	Delau model	Create Timing Netlist
input notist		Read SUL File
 Post-fit 	Slow corner	🛄 🕨 Update Timing Netlist
	Speed grade:	🔄 Reports
	,	🛱 🔂 Individual Reports
C Post-map	C Fast corner	Report Fmax Summary
	Zero IC delays	Report Setup Summary
		Report Hold Summary
		Report Recovery Summary
Tcl command: create_t	iming_netlist -model slow	
-		
	OK Cancel Help	
		Tel: create timing potlict

Taales

© 2008 Altera Corporation—Confidential

2) Create or Read in SDC File

- Create SDC file using SDC file editor
 - Don't enter constraints using Constraints menu
- Read in constraints & exceptions from existing SDC file
 - Skip if no SDC file
- Execution
 - Read SDC File (Tasks pane or Constraints menu)
- File precedence (if no filename specified)
 - Files specifically added to Quartus II project
 - <current_revision>.sdc (if it exists in project directory)



© 2008 Altera Corporation—Confidential

Create Clock

In SDC File Editor, Edit menu ⇒ Insert Constraint **Create Clock fields:**

- Clock Name Assign name to clock setting; defaults to target node name
- Period Clock period in nanoseconds
- Waveform edges Use for non-50% duty cycle clocks
- Targets Port or pin to which clock setting is being applied

	Create Clock	clk				\mathbf{X}	
	Clock name.						
	Period:	10.000	ns				
	-Waveform edges						/
	Rising:		ns				
	Falling:		ns	0.00	5.00	10.00	
	Targets:	[get_ports (clk)]					
	SDC command:	create_clock -period	10.000 -nan	ne clk [get_ports	{clk}]		
				Insert	Cancel	Help	
1							
<i>mportant Note</i> : All de elated by default. Thi iming analyzer will an	esign clocks a is means the alyze paths	re		[Name Finder	<mark>(next slide)</mark>	

Name Finder Search the SDC netlist for node names

- Similar to the Quartus II Node Finder



© 2008 Altera Corporation—Confidential



Generated Clocks

- Clock signals derived from a previously created clock
 - E.g. clock dividers, ripple clocks, PLLs
 - Must be defined by a constraint

Create Generated Clock fields:

- Clock Name Assign name to clock setting
- Relationship to source Specify how generated clock is related to base clock. The <u>Based on</u> <u>waveform</u> section allows for more complexity in the relationship to the base clock (not discussed)
- Targets Port or pin to which clock setting is being applied

SDC: create_generated_clock

In SDC File Editor, Edit menu ⇒ Insert Constraint

Create Generate	d Clock
Clock name:	clkx2
Source:	[get_pins {inst1 altpll_component pll inclk[0]}]
Relationship to so Based on freq	urce
Divide by:	Phase:
Multiply by:	2 Offset:
Duty cycle:	
C Based on way	eform
Edge list:	
Edge shift list:	ns ns ns
🔲 Invert wavefor	m
Targets:	[get_pins {inst1 altpll_component pll clk[0]}]
SDC command:	create_generated_clock -name clkx2 -source [get_pins {inst1 altpll_compone
	Insert Cancel Help

© 2008 Altera Corporation—Confidential



Synchronous I/O Constraining

Specify system-level timing constraints

Settings

© 2008 Altera Corporation—Confidential

- Input/output maximum delay
 - Maximum amount of time a signal can take to arrive and still meet setup timing
- Input/output minimum delay
 - Minimum amount of time a signal can remain active and still meet hold timing
- Pairs of max/min I/O delay constraints specify range of valid delay values for meeting FPGA and third-party device timing

See Appendix for details on I/O timing delays.



Set Input/Output Delay

In SDC File Editor, Edit menu ⇒ Insert Constraint

Set Input Dela	y		
Clock name:	clk		
	🔲 Use falling clock ed	ge	
Input delay op	tions		
Minimun		C Rise	
C Maximu	m	C Fall	
C Both		Both Solution S	
Delay value:	2 ns	🦵 Add delay	
Targets:	[get_ports {d[0] d[1] d[2	2] d[3] d[4] d[5] d[6] d[7]}]	
SDC command:	set_input_delay -clock	{ clk } -min 2 [get_ports {d[0] d[1] d[2]	d(3) d(
	, [Insert Cancel	Help

Set Input/Output Delay fields:

- Clock Name Specify source clock
- Input/Output delay options Choose max or min constraint. Rise/Fall indicates if the constraint applies particularly to a rising or falling edge transition (advanced).
- Delay value Total off chip delay
- Add delay Must use if applying multiple sets of input/output delays to the same port (e.g. input ports feeding multiple internal registers)
- Targets Port to which setting is being applied

SDC: set_input_delay SDC: set_output_delay



^{© 2008} Altera Corporation—Confidential

3) Update Timing Netlist

- Apply SDC constraints/exceptions to current timing netlist
- Generates warnings
 - Undefined clocks
 - Partially defined I/O delays
 - Combinatorial loops
- Update timing netlist after adding any new constraint
- Execution
 - Update Timing Netlist (Tasks pane or Netlist menu)

Tcl: update_timing_netlist





4) Generate Timing Reports

- Verify timing requirements and locate violations
- Check for fully constrained design or ignored timing constraints
- Two Methods
 - Tasks pane _

© 2008 Altera Corporation—Confidential

- Automatically creates/updates netlist & reads default SDC file if needed
- **Reports** menu
 - Must have valid netlist to access



Useful Reports for Design Constraining

> Report Clocks

- Use to ensure all clocks have been defined correctly
- > Report Unconstrained Paths
 - Use to determine if any constraints are missing

Report SDC

Use to review what constraints have currently been applied to the netlist

> Report Ignored Constraints

Use to determine if any constraints being ignored due to possible typos or other errors in constraints

© 2008 Altera Corporation—Confidential



Generating Detailed Reports



© 2008 Altera Corporation—Confidential

