





Revision History

- 2.20 29/03/2016 - Added oscillator for PHI4 (as X2) (simpler than dividing PHI)
- 2.20 29/03/2016 - Removed 48MHz test oscillator (X2) to make space for U13
- 2.20 29/03/2016 - Moved U22 to common board (as U13), divide PHI/13 outside CPLD
- 2.19 12/03/2016 - RTC Mode changed to Intel (for I/O Wait logic on Video board)
- 2.18 07/03/2016 - /RTCRW signal added to CPLD, replacing /WR on RTC
- 2.17 29/02/2016 - Deleted V2.16 mods (JP8 and /VDPWR bus signal)
- 2.16 21/02/2016 - Video timing mods, added JP8 to disconnect CPU WAIT from bus
- 2.15 20/02/2016 - Added new /VDPWR signal to bus on Pin C21
- 2.14 14/02/2016 - CPLD Optimisation : Fed PHI back into GCLK2 (Pin 2)
- 2.13 02/02/2016 - GAL CTC Division Removed
- 2.13 02/02/2016 - Re-purposed PS2 as ROM Hi/Lo select (mono/colour CP/M)
- 2.12 29/01/2016 - Added U12 (HC244) to CPLD board design to replace Control GAL (U10). (GAL I/O disconnected, but still available for use)
- 2.12 29/01/2016 - Version 2.12 changes removed (C/T3 and ZC0) from CPLD again
- 2.11 25/02/2015 - Added U11 (HC273) to CPLD board design for Page Port outputs to the bus (saves 7 CPLD I/O pins)
- 2.11 25/02/2015 - Added 48 Mhz oscillator (link selectable, for testing)
- 2.10 24/01/2015 - Connected CTC C/T3 & ZC0 to U10 to support setting MTX ROM timing interrupt frequency based on system clock speed (courtesy of Tony Brewer)
- 2.10 24/01/2015 - Moved Data buffer to CPU output pins
- 2.10 24/01/2015 - Added U10 : Z80 Control output buffer & misc logic
- 2.09 06/01/2015 - Tied RTC R/*W to /WR, removed from CPLD
- 2.09 06/01/2015 - Moved Address buffers to CPU output pins
- 2.08 04/01/2015 - Combined ROM/RAM address lines for CPLD option

- 2.07 07/12/2014 - Added JP5 - CPLD Diag output destination select :
 - To CPU DEBUG LED, or
 - To Diag board display latch option 4 (via backplane)
- 2.07 07/12/2014 - Tied RTC /CS to 0V, removed from CPLD
- 2.06 25/11/2014 - Added JP4 for CPU Reset Selection (Normal / Special)
- 2.06 25/11/2014 - Added JP3 for RTC Bus Mode Selecton
- 2.06 25/11/2014 - Moved CPLD /RESET input to Pin 1
- 2.06 25/11/2014 - Added /CPU_RESET output to Pin 60
- 2.06 25/11/2014 - Added RFSH input to Pin 2
- 2.06 25/11/2014 - Added weak pull-ups (10K) to data bus
- 2.06 25/11/2014 - Modified CPLD RAM/ROM Select
- 2.06 25/11/2014 - Deleted on-board I/O connector
- 2.05 21/11/2014 - Removed CTC clock inverters, deleted signals from CPLD (Not required for CMOS CTC, freeing up CPLD I/O)
- 2.05 21/11/2014 - Connected CTC Serial clocks direct to backplane
- 2.04 15/11/2014 - Corrected orientation of Page Port Flip-Flop, U23
- 2.04 15/11/2014 - Changed CTC to use PHI instead of PHI4
- 2.03 04/11/2014 - Added link to allow disable of RESET to RTC chip
- 2.03 04/11/2014 - Swapped positions of R2&R0 on CPLD ("as-built")
- 2.02 19/10/2014 - Split schematic to include PLD and CPLD options
- 2.01 19/10/2014 - Moved the CPU & CTC clocks into the CPLD
- 2.01 19/10/2014 - Moved the serial clock inverters into the CPLD
- 2.01 19/10/2014 - Moved clock pull ups
- 2.00 10/10/2014 - MTXPlus+ Design
- 1.00 ----- Draft based on MTX 4000-04 computer board

Sheet: /CPU_Sheet2_220/
File: CPU_Sheet2_220.sch

Title: MTXPlus+ CPU Board -

Size: A3	Date: 2016-04-02	Rev: 2.21
KiCad E.D.A. kicad 4.0.1-stable		Id: 2/2